Rajeev Alur

Results: 97



#Item
51Formal Verification of Hybrid Systems Rajeev Alur University of Pennsylvania

Formal Verification of Hybrid Systems Rajeev Alur University of Pennsylvania

Add to Reading List

Source URL: www.cis.upenn.edu

Language: English - Date: 2011-07-29 13:52:05
    52Synthesis of Interface Specifications for Java Classes Rajeev Alur ˇ Pavol Cern´ y

    Synthesis of Interface Specifications for Java Classes Rajeev Alur ˇ Pavol Cern´ y

    Add to Reading List

    Source URL: www.cis.upenn.edu

    Language: English - Date: 2009-10-01 17:14:07
      53Regular Combinators for String Transformations ∗ Rajeev Alur Adam Freilich  Mukund Raghothaman

      Regular Combinators for String Transformations ∗ Rajeev Alur Adam Freilich Mukund Raghothaman

      Add to Reading List

      Source URL: www.cis.upenn.edu

      Language: English - Date: 2014-05-16 11:43:40
        54Automata Based Interfaces for Control and Scheduling Gera Weiss and Rajeev Alur University of Pennsylvania {gera,alur}@seas.upenn.edu

        Automata Based Interfaces for Control and Scheduling Gera Weiss and Rajeev Alur University of Pennsylvania {gera,alur}@seas.upenn.edu

        Add to Reading List

        Source URL: www.cis.upenn.edu

        Language: English - Date: 2006-12-21 08:52:36
          55FIRST-ORDER AND TEMPORAL LOGICS FOR NESTED WORDS ´ KOUSHA ETESSAMI, RAJEEV ALUR, MARCELO ARENAS, PABLO BARCELO, NEIL IMMERMAN, AND LEONID LIBKIN Department of Computer and Information Science, University of Pennsylvania

          FIRST-ORDER AND TEMPORAL LOGICS FOR NESTED WORDS ´ KOUSHA ETESSAMI, RAJEEV ALUR, MARCELO ARENAS, PABLO BARCELO, NEIL IMMERMAN, AND LEONID LIBKIN Department of Computer and Information Science, University of Pennsylvania

          Add to Reading List

          Source URL: web.ing.puc.cl

          Language: English - Date: 2013-04-26 05:57:03
            56Counter-Strategy Guided Refinement of GR(1) Temporal Logic Specifications Rajeev Alur, Salar Moarref, and Ufuk Topcu  Presented by

            Counter-Strategy Guided Refinement of GR(1) Temporal Logic Specifications Rajeev Alur, Salar Moarref, and Ufuk Topcu Presented by

            Add to Reading List

            Source URL: www.cs.rice.edu

            Language: English - Date: 2014-02-23 15:02:20
              57Counter-Strategy Guided Refinement of GR(1) Temporal Logic Specifications Rajeev Alur, Salar Moarref, and Ufuk Topcu University of Pennsylvania, Philadelphia, USA. {alur,moarref,utopcu}@seas.upenn.edu Abstract—The reac

              Counter-Strategy Guided Refinement of GR(1) Temporal Logic Specifications Rajeev Alur, Salar Moarref, and Ufuk Topcu University of Pennsylvania, Philadelphia, USA. {alur,moarref,utopcu}@seas.upenn.edu Abstract—The reac

              Add to Reading List

              Source URL: www.cis.upenn.edu

              Language: English - Date: 2013-08-21 15:47:42
                58RTComposer: A Framework for Real-Time Components with Scheduling Interfaces Rajeev Alur and Gera Weiss University of Pennsylvania  ,

                RTComposer: A Framework for Real-Time Components with Scheduling Interfaces Rajeev Alur and Gera Weiss University of Pennsylvania ,

                Add to Reading List

                Source URL: www.cis.upenn.edu

                Language: English - Date: 2008-08-05 13:48:00
                  59Syntax-Guided Synthesis  Rajeev Alur Marktoberdorf Summer School

                  Syntax-Guided Synthesis Rajeev Alur Marktoberdorf Summer School

                  Add to Reading List

                  Source URL: www.cis.upenn.edu

                  Language: English - Date: 2014-08-11 09:18:05
                    60Safe Schedulability of Bounded-Rate Multi-Mode Systems Rajeev Alur ˇ Forejt Vojtech

                    Safe Schedulability of Bounded-Rate Multi-Mode Systems Rajeev Alur ˇ Forejt Vojtech

                    Add to Reading List

                    Source URL: www.cis.upenn.edu

                    Language: English - Date: 2013-02-12 16:33:01